#### CLAIMS

- 1 1. A network interface device, comprising:
- 2 host interface logic, arranged to receive from a
- 3 host processor a frame of outgoing data that includes
- 4 outgoing header information and outgoing payload data,
- 5 and to separate the header information from the payload
- 6 data;
- 7 an outgoing data memory, coupled to receive the
- 8 outgoing payload data from the host interface logic;
- an outgoing header memory, coupled to receive the
- 10 outgoing header information from the host interface
- 11 logic;
- 12 a transmit protocol processor, coupled to read and
- 13 process the outgoing header information from the outgoing
- 14 header memory so as to generate at least one outgoing
- 15 packet header in accordance with a predetermined network
- 16 protocol; and
- 17 transmit logic, coupled to receive and associate the
- 18 at least one outgoing packet header with the outgoing
- 19 payload data from the outgoing data memory, so as to
- 20 generate at least one outgoing data packet for
- 21 transmission over a network in accordance with the
- 22 protocol.
- 1 2. A device according to claim 1, wherein the protocol
- 2 comprises a network layer protocol.
- 1 3. A device according to claim 2, wherein the network
- 2 layer protocol comprises an Internet Protocol (IP).
- 1 4. A device according to claim 1, wherein the protocol
- 2 comprises a transport layer protocol.

r. I

- 1 5. A device according to claim 4, wherein the transport
- 2 layer protocol comprises a Transport Control Protocol \_
- 3 (TCP).
- 1 6. A device according to claim 4, wherein the transport
- 2 layer protocol comprises a User Datagram Protocol (UDP).
- 1 7. A device according to claim 1, wherein the outgoing
- 2 data memory and the outgoing header memory comprise
- 3 parallel first-in-first-out (FIFO) buffers, which are
- 4 arranged to hold the outgoing payload data and outgoing
- 5 header information, respectively, for a plurality of
- 6 frames of outgoing data.
- 1 8. A device according to claim 7, wherein the outgoing
- 2 header memory comprises a first FIFO buffer, coupled to
- 3 hold the header information before it is processed by the
- 4 protocol processor, and a second FIFO buffer, coupled to
- 5 receive the at least one packet header from the protocol
- 6 processor and to deliver it to the transmit logic.
- 1 9. A device according to claim 1, wherein the outgoing
- 2 header memory comprises a fast memory, coupled to the
- 3 transmit protocol processor so as to be accessed thereby
- 4 in a single clock cycle of the processor.
- 1 10. A device according to claim 1, wherein at least the
- 2 outgoing data and header memories and the transmit logic
- 3 are contained together with the transmit protocol
- 4 processor in a single integrated circuit chip, and
- 5 wherein the transmit protocol processor is coupled to the
- 6 host interface logic so as to enable reprogramming of the
- 7 transmit protocol processor.
- 1 11. A device according to claim 1, wherein the at least
- 2 one outgoing packet header comprises a plurality of

€<sub>2</sub>, J 1

- 3 outgoing packet headers, and wherein the transmit logic
- 4 is arranged to associate each of the outgoing packet
- 5 headers with a corresponding portion of the outgoing
- 6 payload data so as to generate a sequence of outgoing
- 7 data packets.
- 1 12. A device according to claim 1, wherein the at least
- 2 one outgoing packet header comprises a data length
- 3 parameter, and wherein the transmit logic is arranged to
- 4 read the data for inclusion in the outgoing packet
- 5 responsive to the data length parameter.
- 1 13. A device according to claim 1, and comprising:
- 2 receive logic, which is coupled to receive from the
- 3 network an incoming data packet comprising incoming data
- 4 that includes an incoming header and incoming payload
- 5 data, and to select a header portion of the incoming data
- 6 packet;
- 7 an incoming header memory, coupled to receive from
- 8 the receive logic a header portion of the incoming data,
- 9 which includes at least the incoming header;
- an incoming data memory, coupled to receive from the
- 11 receive logic a data portion of the incoming data, which
- 12 includes at least the incoming payload data; and
- a receive protocol processor, coupled to read and
- 14 process the header portion of the incoming data in
- 15 accordance with the predetermined network protocol so as
- 16 to generate incoming header information,
- 17 wherein the host interface logic is coupled to
- 18 receive and associate the incoming header information
- 19 with the incoming payload data so as to generate an
- 20 incoming data frame for delivery to the host processor.

- 1 14. A device according to claim 13, wherein the transmit
- 2 protocol processor and the receive protocol processor are -
- 3 contained together in a single integrated circuit chip,
- 4 and comprising a bus on the chip coupled to both the
- 5 transmit and receive protocol processors.
- 1 15. A device according to claim 14, and comprising a
- 2 shared memory, which is accessible to both the transmit
- 3 and receive protocol processors via the bus.
- 1 16. A network interface device, comprising:
- 2 receive logic, which is coupled to receive from a
- 3 network in accordance with a predetermined network
- 4 protocol an incoming data packet comprising incoming data
- 5 that includes an incoming header and incoming payload
- 6 data, and which is arranged to select a header portion of
- 7 the incoming data packet;
- 8 an incoming header memory, coupled to receive from
- 9 the receive logic a header portion of the incoming data,
- 10 which includes at least the incoming header;
- an incoming data memory, coupled to receive from the
- 12 receive logic a data portion of the incoming data, which
- 13 includes at least the incoming payload data;
- 14 a receive protocol processor, coupled to read and
- 15 process the header portion of the incoming data in
- 16 accordance with the predetermined network protocol so as
- 17 to generate incoming header information; and
- host interface logic, which is coupled to receive
- 19 and associate the incoming header information with the
- 20 incoming payload data so as to generate an incoming data
- 21 frame for delivery to a host processor.

- 1 17. A device according to claim 16, wherein the protocol
- 2 comprises a network layer protocol.
- 1 18. A device according to claim 17, wherein the network
- 2 layer protocol comprises an Internet Protocol (IP).
- 1 19. A device according to claim 16, wherein the protocol
- 2 comprises a transport layer protocol.
- 1 20. A device according to claim 19, wherein the
- 2 transport layer protocol comprises a Transport Control
- 3 Protocol (TCP).
- 1 21. A device according to claim 19, wherein the
- 2 transport layer protocol comprises a User Datagram
- 3 Protocol (UDP).
- 1 22. A device according to claim 16, wherein the data
- 2 memory and the header memory comprise parallel
- 3 first-in-first-out (FIFO) buffers, which are arranged to
- 4 hold the data portion and the header portion,
- 5 respectively, for a plurality of frames of incoming data.
- 1 23. A device according to claim 22, wherein the header
- 2 memory comprises a first FIFO buffer, coupled to hold the
- 3 header portion before it is processed by the protocol
- 4 processor, and a second FIFO buffer, coupled to receive
- 5 the header information from the protocol processor and to
- 6 deliver it to the transmit logic.
- 1 24. A device according to claim 22, wherein the header
- 2 information comprises an instruction to the host
- 3 interface logic, indicating a length of the payload data
- 4 to read from the data portion in the data memory for
- 5 inclusion in the incoming data frame.

- 1 25. A device according to claim 16, wherein the data
- 2 portion of the incoming data comprises substantially all
- 3 of the incoming data, and wherein the header information
- 4 comprises an instruction to the host interface logic,
- 5 indicating a length of the payload data to read from the
- 6 data portion in the data memory for inclusion in the
- 7 incoming data frame.
- 1 26. A device according to claim 16, wherein the receive
- 2 logic comprises a control register, which is programmable
- 3 with a length parameter, responsive to which the receive
- 4 logic determines how many bits to select for inclusion in
- 5 the header portion.
- 1 27. A device according to claim 16, wherein the outgoing
- 2 header memory comprises a fast memory, coupled to the
- 3 receive protocol processor so as to be accessed thereby
- 4 in a single clock cycle of the processor.
- 1 28. A device according to claim 16, wherein at least the
- 2 incoming data and header memories and the receive logic
- 3 are contained together with the receive protocol
- 4 processor in a single integrated circuit chip, and
- 5 wherein the receive protocol processor is coupled to the
- 6 host interface logic so as to enable reprogramming of the
- 7 receive protocol processor.
- 1 29. A device according to claim 16, wherein the host
- 2 interface logic comprises a direct memory access (DMA)
- 3 engine, and wherein the receive protocol processor is
- 4 arranged to generate DMA descriptors along with the
- 5 incoming header information, so that the DMA engine
- 6 writes the incoming data frame to a memory of the host
- 7 processor responsive to the descriptors.

- 1 30. A method for transmitting data over a packet
- 2 network, comprising:
- 3 receiving from a host processor a frame of outgoing
- 4 data that includes outgoing header information and
- 5 outgoing payload data;
- 6 writing the outgoing header information to an
- 7 outgoing header memory;
- 8 writing the outgoing payload data to an outgoing
- 9 payload memory, separate from the header memory;
- 10 reading and processing the outgoing header
- 11 information from the outgoing header memory so as to
- 12 generate at least one outgoing packet header in
- 13 accordance with a predetermined network protocol; and
- 14 associating the at least one outgoing packet header
- 15 with the outgoing payload data from the outgoing data
- 16 memory, so as to generate at least one outgoing data
- 17 packet for transmission over the network in accordance
- 18 with the protocol.

4" 4""

Prit of the that the thinks

I'm And m

W. 1....

- 1 31. A method according to claim 30, wherein the protocol
- 2 comprises a network layer protocol.
- 1 32. A method according to claim 31, wherein the network
- 2 layer protocol comprises an Internet Protocol (IP).
- 1 33. A method according to claim 30, wherein the protocol
- 2 comprises a transport layer protocol.
- 1 34. A method according to claim 33, wherein the
- 2 transport layer protocol comprises a Transport Control
- 3 Protocol (TCP).
- 1 35. A method according to claim 33, wherein the
- 2 transport layer protocol comprises a User Datagram
- 3 Protocol (UDP).

- 1 36. A method according to claim 30, wherein writing the
- 2 outgoing header information and writing the outgoing
- 3 payload data comprise writing the information and the
- 4 data to parallel first-in-first-out (FIFO) buffers for a
- 5 plurality of frames of outgoing data in succession.
- 1 37. A method according to claim 36, wherein processing
- 2 the outgoing header information comprises writing the at
- 3 least one outgoing packet header to a further FIFO buffer
- 4 in preparation for associating it with the outgoing
- 5 payload data.
- 1 38. A method according to claim 30, wherein processing
- 2 the outgoing header information comprises generating a
- 3 plurality of outgoing packet headers, and wherein
  - associating the at least one outgoing packet header with
- 5 the outgoing payload data comprises associating each of
- 6 the plurality of outgoing packet headers with a
- 7 corresponding portion of the outgoing payload data so as
- 8 to generate a sequence of outgoing data packets.
- 1 39. A method according to claim 30, wherein processing
- 2 the outgoing header information comprises determining a
- 3 data length parameter, and wherein associating the at
- 4 least one outgoing packet header with the outgoing
- 5 payload data comprises reading the data from the outgoing
- 6 payload memory for inclusion in the outgoing packet
- 7 responsive to the data length parameter.
- 1 40. A method for processing data received over a packet
- 2 network, comprising:
- 3 receiving from a network in accordance with a
- 4 predetermined network protocol an incoming data packet

- 5 comprising incoming data that includes an incoming header
- 6 and incoming payload data;
- 7 writing a header portion of the incoming data packet
- 8 to an incoming header memory, the header portion
- 9 including at least the incoming header;
- 10 writing a data portion of the incoming data to an
- 11 incoming data memory, separate from the incoming header
- 12 memory, the data portion including at least the incoming
- 13 payload data;
- 14 reading and processing the header portion of the
- 15 incoming data from the incoming header memory in
- 16 accordance with the predetermined network protocol so as
- 17 to generate incoming header information; and
- associating the incoming header information with the
- 19 incoming payload data from the incoming data memory so as
- 20 to generate an incoming data frame for delivery to a host
- 21 processor.
  - 1 41. A method according to claim 40, wherein the protocol
  - 2 comprises a network layer protocol.
  - 1 42. A method according to claim 41, wherein the network
  - 2 layer protocol comprises an Internet Protocol (IP).
  - 1 43. A method according to claim 40, wherein the protocol
  - 2 comprises a transport layer protocol.
  - 1 44. A method according to claim 43, wherein the
  - 2 transport layer protocol comprises a Transport Control
  - 3 Protocol (TCP).
  - 1 45. A method according to claim 43, wherein the
  - 2 transport layer protocol comprises a User Datagram
  - 3 Protocol (UDP).

- 1 46. A method according to claim 40, wherein writing the
- 2 header portion and writing the data portion comprise
- 3 writing the header portion and the data portion to
- 4 parallel first-in-first-out (FIFO) buffers for a
- 5 plurality of frames of incoming data.
- 1 47. A method according to claim 46, wherein processing
- 2 the header portion comprises writing the incoming header
- 3 information to a further FIFO buffer, in preparation for
- 4 associating it with the incoming payload data.
- 1 48. A method according to claim 46, wherein writing the
- 2 incoming header information comprises writing an
- 3 instruction indicating a length of the payload data to
- 4 read from the data portion in the data memory for
- 5 inclusion in the incoming data frame.
- 1 49. A method according to claim 40, wherein writing the
- 2 data portion of the incoming data comprises writing
- 3 substantially all of the incoming data to the incoming
- 4 data memory, and wherein processing the header portion
- 5 comprises writing an instruction indicating a length of
- 6 the payload data to read from the data portion in the
- 7 data memory for inclusion in the incoming data frame.
- 1 50. A method according to claim 40, wherein writing the
- 2 header portion comprises programming a control register
- 3 with a length parameter, and determining how many bits to
- 4 select for inclusion in the header portion responsive to
- 5 the length parameter.
- 1 51. A method according to claim 50, wherein programming
- 2 the control register comprises determining the length
- 3 parameter based on a maximum header length permitted by
- 4 the network protocol.

- 1 52. A method according to claim 40, wherein processing
- 2 the header portion comprises generating a direct memory
- 3 access (DMA) descriptor, and comprising writing the
- 4 incoming data frame to a memory of the host processor
- 5 responsive to the descriptor.